If load resistance in the above question (Q.49) is removed, the output voltage will_____________?
Correct answer: A. increase
- A. increase
- B. decrease
- C. stay the same
- D. be zero
Explanation
Removing the load makes the effective drain resistance larger because the external load is no longer in parallel with the drain resistor. Since voltage gain rises with the effective load resistance, the output voltage increases.
Report an error
The more specific you are, the faster it gets fixed. A source beats an opinion.
Prefer email? [email protected]
Practise Electronics and Devices
758 free Electronics and Devices MCQs from Electrical Engineering, each with the correct answer and an explanation. Unlimited attempts, no account needed.
Discussion
Stuck on an option, or know a faster way to get there? Ask or explain it here.
No comments yet. Be the first to explain this one.
Exams that ask Electrical Engineering questions like this
Electrical Engineering is on 2 papers prepared for on TestUstad, and all of them draw the same bank, so this question is worth knowing for every one of them.
More Electronics and Devices questions
A certain common-source JFET has a voltage gain of 10. If the source bypass capacitor is removed, ______________?
In a certain common-source D-MOSFET amplifier, Vds =3.2 V r.m. and Vgs = 280 mV r.m.s. The voltage gain is_______________?
A CS JFET amplifier has a load resistance of 10 kO , RD= 820O . If gm= 5mS and Vin= 500 mV, the output signal voltage is__________________?
A n-channel D-MOSFET with a positive VGS is operating in _______________?
The constant-current region of a JFET lies between______________?
If the cross-sectional area of the channel in n-channel JEFT increases, the drain current _____________?